Abstract. We introduce a new Self-Timed Cellular Automaton capable of simulating reversible delay-insensitive (DI) circuits. In addition to a number of reversibility and determinism properties, our STCA exhibits direction-reversibility, where reversing the direction of a signal and running a circuit forwards is equivalent to running the circuit in reverse. We define also several extensions of the STCA which allow us to realise three larger classes of DI circuits, including parallel circuits. We then show which of the reversibility, determinism and direction-reversibility properties hold for these classes of circuits.
Introduction
Delay-insensitive (DI) circuits are a category of asynchronous circuits which make no assumption about delays within modules and lines (wires) connecting the modules, and have no global clock. It is argued in [10] that typical logical gates such as NAND and XOR are not Turing-complete when operated in a DI environment. Therefore implementations of DI modules and circuits in alternative technologies, such as cellular automata ([6] ) and RSFQ circuits ([18] ), are researched actively in recent years. DI circuits were introduced by Keller ([3] ) who characterised the conditions required for correct DI operation and gave various universal sets of modules. Subsequent work by Patra and Fussell ([17] ) went into finding more efficient universal sets of modules. [7] . How these various concepts relate to each other was discussed by Morita in [11] . Further investigations by Morrison and Ulidowski into combining reversibility with parallelism in the context of DI modules, and the resulting limitations of such modules, can be found in [15, 16] .
In this paper we introduce novel STCAs for non-arbitrating parallel DI circuits, including STCAs for the reversible versions of such circuits. Our STCAs have several very useful properties, most notably they support what we call direction-reversibility.
Section 2 introduces DI modules and some universality results and Section 3 introduces STCAs. In Section 4 we define two new STCAs for the simulation of reversible serial and serial modules. We then show how to extend our STCAs to support two subclasses of parallel modules in Section 5. Section 6 concludes the paper. All constructions in this paper were verified using a STCA simulator. The software, as well as the constructions in this paper, can be found at [14] .
Delay-Insensitive Modules
We present delay-insensitive modules using a high-level notation developed in [15] , which naturally describes external concurrent behaviour of modules. The notation defines a module as a mapping between sets of concurrent input signals and output signals, rather than in the sequential machine style of Keller ([3] ). Details how this high-level notation is derived from the sequential machine notation can be found in [15] .
A module is a 4-tuple {Q, I, O, T }, where Q is a finite set of states ranged over with q, q . . . or S, S . . . , I is a set of input lines and O is a set of output lines both ranged over with a, b . .
is called the transition map and it assigns an input set in a given state to an output set and a new state. This describes the effects of a concurrent set of input signals to a module. The environment is required to signal the set of lines corresponding to one defined input set. Upon receiving the full input set, the module produces signals on lines corresponding to the output set and changes the state, according to T . The environment may then begin signalling a new input set. If an input set is undefined in a given state, it is assumed that this input set is never signalled in the given state.
The inverse of {Q, I, O, T } is the module {Q, O, I, T −1 } where T −1 is the inverse of T . If T is a bijection then both T and T −1 are functions, and the module is reversible. A module is called irreversible if it is not reversible. We call a module serial if all input and output sets are singletons, and no two input sets are equal in any given state. Modules which are not serial are called parallel.
A network or circuit of modules is a collection of instances of modules, such that the output of a module is connected to at most one input of another module. We say that a network of modules is delay-insensitive if the network operates correctly regardless of delays in any of the lines or modules. We call a network a realisation of a module if the input/output behaviour of a network simulates correctly the input/output behaviour of the module. A network is reversible if all modules within the network are reversible, otherwise it is irreversible. A network is serial if all modules within the network are serial, otherwise it is parallel. We say that a set of modules is universal for a class of modules, if any module within the class can be realised using only modules from the set.
To improve readability, we present a module as a set of equations of the form q = (A, B) .q + · · · + (A , B ) .q , where q is a state of the module and (A, B) .q is
